Parallel Algorithms for Testing Finite State Machines:Generating UIO Sequences
dc.contributor.author | Hierons, Robert M. | |
dc.contributor.author | Turker, Uraz Cengiz | |
dc.date.accessioned | 2022-10-26T09:49:04Z | |
dc.date.available | 2022-10-26T09:49:04Z | |
dc.date.issued | 2016 | |
dc.description | 1077-1091 p. ; 1.412ko. | en_US |
dc.identifier.uri | http://repository.usthb.dz//xmlui/handle/123456789/9261 | |
dc.language.iso | en | en_US |
dc.publisher | Institute of electrical and electronics engineers | en_US |
dc.relation.ispartofseries | Institute of electrical and electronics engineers;vol.42-2016 | |
dc.subject | Génie logiciel | en_US |
dc.subject | Logiciels : Maintenance | en_US |
dc.subject | Débogage | en_US |
dc.subject | Machine à états finis | en_US |
dc.subject | Génération unique de séquences d’entrées-sorties | en_US |
dc.subject | Unités de traitement graphique à usage général | en_US |
dc.title | Parallel Algorithms for Testing Finite State Machines:Generating UIO Sequences | en_US |
dc.type | Article | en_US |